## **CLAIMS**

What is claimed is:

	l	1.
<i>_</i>	2	
$\subset \Lambda$	2 P	M_ [
0	47	۱ -
	2	

4

5

6. 7

8.

VII 91

3

4

5

6

7

8

9

10

A multi-processor computer system, comprising:

a plurality of processors, each processor coupled to at least one memory cache, one cache

control unit, and one interprocessor router;

a memory coupled to each processor, each memory managed by a memory controller configured to accept memory requests from the plurality of processors; and

at least one input/output device coupled to at least one processor;

wherein the memory requests from a local processor are delivered to the memory controller by the cache control unit and wherein memory requests from other processors are delivered to the memory controller by the interprocessor router and wherein the memory controller allocates the memory requests in a shared buffer using a credit-based allocation scheme.

2. The computer system of claim 1 wherein:

the cache control unit and the interprocessor router are each assigned a number of credits;

at least one of said credits must be delivered by the cache control unit to the memory controller when a memory request is delivered by the cache control unit to the memory controller;

and

at least one of said credits must be delivered by the interprocessor router to the memory controller when a memory request is delivered by the interprocessor router to the memory controller;

wherein if the number of filled spaces in the shared buffer is below a threshold, the buffer returns the credits to the source from which the credit and memory request arrived.

25438.01/1662.31400

- 15 -

1	3.	The computer system of claim 2 wherein:
2 .		wherein if the number of filled spaces in the shared buffer is above a threshold, the buffer
3	holds t	he credits and returns a credit in a round-robin manner to a source from which a credit has
4	been re	ceived only when a space in the shared buffer becomes free; and
5		wherein if a source has no available credits, that source cannot deliver a memory request to
6	the sha	red buffer.
io In	4.	The computer system of claim 2 wherein:
21 .11		the number of credits assigned to the cache control unit and the interprocessor router is
3.J	sufficie	ent to enable each source to deliver an uninterrupted burst of memory requests to the buffer
	withou	t having to wait for credits to return from the buffer.
1	5.	The computer system of claim 4 wherein:
2		the number of credits available in the cache control unit and the interprocessor router are
3	stored a	and updated in counters located in the cache control unit and the interprocessor router; and
4		the number of credits spent by the cache control unit and the interprocessor router are
5	stored a	and updated in counters located in the shared buffer.
1	6.	The computer system of claim 4 wherein:
2		the threshold is the point when the number of free spaces available in the buffer is equal to
3	the tota	I number of credits assigned to the cache control unit and the interprocessor router.

1	A computer processor for use in a multi-processor system, comprising:
2	an associated memory;
3	a memory controller comprising a request buffer in a front-end directory in-flight table;
4	an L2 data cache;
5	an L2 instruction and data cache control unit configured to send request and response
6	commands from the processor to the memory controller;
7	at least one input/output device coupled to the processor; and
<u>8</u> j	an interprocessor and I/O router unit configured to send request and response commands
	from other processors to the memory controller;
0	wherein the L2 instruction and data cache control unit and interprocessor and I/O router
	unit are assigned a number of credits and are configured to give up a credit to the directory in-flight
2	table each time a request or response command is sent to the request buffer and wherein if the
<u>3</u>	request buffer is filled below buffer threshold, the directory in-flight table immediately returns
4	credits to the source from which the credit was received.
1	8. The computer processor of claim 7 wherein:
2	if the request buffer is filled above a buffer threshold, the directory in-flight table holds
3	credits and returns a credit to a source from which a credit was received only when a buffer space
4	is emptied; and
5	wherein if a source has no available credits, that source may not send a request or response
6	command to the request buffer and wherein if a source has one available credits, that source may
7	only send a response command to the request buffer.

- 17 -

25438.01/1662.31400

1	9.	The computer processor of claim 8 wherein:
2		the credits are returned to he sources which have given up credits to the directory in-flight
3	table i	n a random, equally probably manner.
1	10.	The computer processor of claim 8 wherein:
2	·	the buffer threshold is the point above which the number of empty spaces in the request
3	buffer	is equal to the total number of credits assigned to the L2 instruction and data cache control
A long gray gas	unit ar	nd interprocessor and I/O router.
The first been and with the SA R. H.	11.	The computer processor of claim 8 wherein the directory in-flight table further comprises:
12 12		a counter to store and update the number of credits spent by the L2 instruction and data
<b>3</b>	cache	control unit;
3 in the time with the that the		a counter to store and update the number of credits spent by the interprocessor and I/O
1-15 2-15 2-15	router	; and
6		a counter to store and update the number of empty spaces in the request buffer when the
7	reques	at buffer is filled above the buffer threshold;
8		wherein when the request buffer is filled above the buffer threshold, the directory in-flight
9	table	holds credits and returns credits only when the number of empty spaces in the buffer
10	increa	ses.
1	12.	The computer processor of claim 8 wherein:
2		the number of credits available to the L2 instruction and data cache control unit and
3	interp	rocessor and I/O router is stored and updated by counters in each unit.

1	13.	The computer processor of claim 8 wherein:
2		the number of credits available to the L2 instruction and data cache control unit and
3	interpr	ocessor and I/O router is determined by the round trip time required to send a credit to and
4	receive	e a credit from the directory in-flight table;
5		wherein the number of credits given to each source is sufficient to allow each source to
6	send a	n uninterrupted sequence of request or response commands to the directory in-flight table
	withou	at delays caused by waiting for credits to return from the directory in-flight table.
##    }    ]	14.	A method of allocating space in a shared buffer, comprising:
2		assigning credits to each source that sends data packets to the shared buffer; and
3		requiring each source to spend a credit each time that source sends a data packet to the
4	shared	buffer;
<u>.</u> 5		wherein if the number of empty buffer spaces is larger than a buffer threshold, immediately
6	paying	the credit back to the source from which the credit and data were sent; and
7		wherein if the number of empty buffer spaces is smaller than the buffer threshold, holding
8	the cre	dit until a buffer space becomes empty and then paying a credit back to a source from which
9	a credi	t was sent.
1	15.	The method of claim 14, wherein:
2		when the number of empty buffer spaces is smaller than the buffer threshold and a buffer
3	space	becomes empty, returning a credit in a random, equally probably manner to one of the
4	source	s which have spent credits held by the buffer.

1	16.	The method of claim 1/4, wherein:
2		when the number of empty buffer spaces is smaller than the buffer threshold and a buffer
3	space	becomes empty, returning a credit in a random, statistically skewed manner to one of the
4	source	s which have spent credits held by the buffer.
1	17.	The method of claim 14, further comprising:
2		assigning a minimum number of credits to each source that is sufficient to allow each
13 11	source	to send a continuous sequence of data packets without waiting for returned credits.
	18.	The method of claim 14, further comprising:
	availab	preventing a source from delivering a data packet to the shared buffer if that source has no ble credits.
1	19.	The method of claim 14, further comprising:
2		setting the buffer threshold equal to the number of total credits assigned to all the sources.
1	20.	The method of claim 14, further comprising:
2		using a counter in each source and a counter for each source coupled to the buffer to track
3	spent a	and paid back credits.
	·	